ePUMA: Embedded Parallel DSP Processor Architecture with Unique Memory Access
نویسندگان
چکیده
ePUMA[1] is an ongoing project in the Division of Computer Engineering at Linköping university, Sweden. It is supported by the SSF, Swedish Foundation for Strategic Research. The goal of this project is to develop a Parallel ASIP DSP processor for realtime stream computing. The essential technology is to separate data access kernels from arithmetic computing kernels so as to hide or minimize data access time by running these two types of kernels in parallel. Both our hardware system and programming flow are primarily aimed at low power, low cost and high performance embedded parallel computing for real-time communication and media signal processing.
منابع مشابه
Parallel Programming and Its Architectures Based on Data Access Separated Algorithm Kernels
A novel master-multi-SIMD architecture and its kernel (template) based parallel programming flow is introduced as a parallel signal processing platform. The name of the platform is ePUMA (embedded Parallel DSP processor architecture with Unique Memory Access). The essential technology is to separate data accessing kernels from arithmetic computing kernels so that the run-time cost of data acces...
متن کاملLarge Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture
This paper introduces a novel master-multi-SIMD on-chip multi-core architecture for embedded signal processing. The parallel architecture and its memory subsystem are described in this paper. We evaluate the large size matrix multiplication performance on this parallel architecture and compare it with a SIMD-extended data parallel architecture. We also examine how well the new architecture scal...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملDSP Processor Core-Based Wireless System Design
This thesis considers the design of wireless communications systems which are implemented as highly integrated embedded systems comprised of a mixture of hardware components and software. An introductionary part presents digital communications systems, classification of processors, programmable digital signal processing (DSP) processors, and development and implementation of a flexible DSP proc...
متن کاملLow Overhead Memory Subsystem Design for a Multicore Parallel DSP Processor
The physical scaling following Moore’s law is saturated while the requirement on computing keeps growing. The gain from improving silicon technology is only the shrinking of the silicon area, and the speedpower scaling has almost stopped in the last two years. It calls for new parallel computing architectures and new parallel programming methods. Traditional ASIC (Application Specific Integrate...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010